The development of building block circuits for high-speed decimation filters by CHANDRASEKARAN RAJASEKARAN
THE DEVELOPMENT OF BUILDING BLOCK CIRCUITS 












A THESIS SUBMITTED 
FOR THE DEGREE OF MASTER OF ENGINEERING 
DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING 





I would like to express my sincere thanks to my supervisors Dr. Ram Singh Rana, 
Institute of Microelecronics (IME), and Associate Prof. Dr. Lian Yong, National 
University of Singapore (NUS) for their continuous guidance during the course of my 
research. This work would never have been a success without their valuable suggestions 
and advice. 
I also thank Mr. Oh Boon Hwee, Institute of Microelectronics, for helping with 
the layout, fabrication and assembly of the printed circuit board and helping with the 
testing of the circuit. 
A special thanks to Institute of Microelectronics for supporting my research by 
providing a scholarship under the Joint Microelectronics Laboratory scheme. 
Finally, a warm thanks to all friends at IME and NUS whose support made the 
two years of research, a pleasant experience. 
 iii
Table of contents 
Acknowledgements............................................................................................................. ii 
 
Table of contents................................................................................................................ iii 
 
Summary ............................................................................................................................. v 
 
List of Figures .................................................................................................................... vi 
 
List of Tables ................................................................................................................... viii 
 
List of Abbreviations ......................................................................................................... ix 
 
Chapter I - Introduction ...................................................................................................... 1 
1.1. RADIO RECEIVERS – TRANSITION TOWARDS DIGITAL.......................................... 1 
1.1.1 Superheterodyne Receiver with ADC at baseband..................................... 2 
1.1.2 Heterodyne Receiver with ADC at IF......................................................... 3 
1.1.3 Direct RF digitization ................................................................................. 3 
1.1.4 Delta-sigma modulation and Decimation filtering ..................................... 4 
1.2. MOTIVATION AND PROBLEM DEFINITION ............................................................. 5 
1.3. LITERATURE SURVEY ........................................................................................... 5 
1.4. OBJECTIVE AND SCOPE OF THE RESEARCH............................................................ 6 
1.5. ORGANIZATION OF THE THESIS............................................................................. 7 
1.6. CONTRIBUTIONS .................................................................................................. 8 
 
Chapter II - Decimation for Delta Sigma Modulation – An Overview............................... 9 
2.1. LOW PASS DECIMATION........................................................................................ 9 
2.2. BAND PASS DECIMATION.................................................................................... 13 
2.3. DECIMATION FILTER – DESIGN AND MATLAB SIMULATION............................. 16 
2.4. FILTER IMPLEMENTATIONS ................................................................................ 22 
2.5. SUMMARY.......................................................................................................... 24 
 
Chapter III - Design of Circuit Elements for the Decimation Filter ................................. 25 
3.1. FULL ADDER CELL............................................................................................. 25 
3.1.1. Standard Implementations ........................................................................ 26 
3.1.1.1. CMOS.................................................................................................... 26 
3.1.1.2. Pass transistor Logic Styles .................................................................. 27 
3.1.1.3. Differential Logic Styles ....................................................................... 31 
3.1.2. The Novel Full Adder Circuit ................................................................... 32 
3.1.3. Simulation ................................................................................................. 37 
3.2. THE D FLIP-FLOP............................................................................................... 41 
3.2.1. Proposed Flip-Flop circuit ........................................................................ 44 
3.2.2. Simulation ................................................................................................. 47 
3.3. SUMMARY.......................................................................................................... 49 
 iv
 
Chapter IV - Implementation and Layout Design............................................................. 50 
4.1. CASCADED INTEGRATOR COMB FILTER............................................................. 50 
4.1.1. Simulation ..................................................................................................... 54 
4.2. FINITE IMPULSE RESPONSE FILTER ..................................................................... 57 
4.2.1. Simulation ..................................................................................................... 61 
4.3. LAYOUT TECHNIQUES ........................................................................................ 63 
4.3.1. Regular layout............................................................................................... 64 
4.3.2. Interconnect and routing ............................................................................... 65 
4.3.3. Matching transistors...................................................................................... 66 
4.3.4. Multi-fingered transistors.............................................................................. 67 
4.3.5. Layout ........................................................................................................... 68 
4.4. SUMMARY.......................................................................................................... 70 
 
Chapter V - Testing and Results........................................................................................ 71 
5.1 PCB DESIGN...................................................................................................... 71 
5.2 MEASUREMENT SET UP AND RESULTS – FULL ADDER CELL.............................. 72 
5.3 SIMULATION, MEASUREMENT AND RESULTS – FLIP-FLOP................................. 77 
5.4 SIMULATION, MEASUREMENT AND RESULTS – LOW PASS FILTER...................... 81 
5.5 ANALYSIS OF RESULTS ...................................................................................... 84 
5.6 SUMMARY.......................................................................................................... 86 
 
Chapter VI - Conclusion and Future Work ....................................................................... 87 
6.1. CONCLUSION...................................................................................................... 87 




Appendix A: MATLAB Program...................................................................................... 94 
 
Appendix B: Layout of Test Structure .............................................................................. 97 
 
Appendix C: Chip Microphotograph ................................................................................ 98 
 





Direct digitization of the RF input signal requires an A/D converter that can 
operate at a high sampling frequency, usually a multiple of the RF carrier frequency. To 
reduce the complexity of circuits functioning at such a high frequency, more functions 
are shifted to the digital domain that is more robust. In the case of oversampling A/D 
converters, the digital domain usually consists of a decimation filter that reduces the 
sampling rate to Nyquist rate. This necessitates the design of circuit components like 
arithmetic circuits that can function at RF frequencies, as the speed of operation of digital 
filters is directly dependent on the individual elements. The circuits have to occupy a 
small area and consume a low power as well because the filter will require several 
components for its construction. The design of the building blocks for the filter that can 
operate at a high frequency poses a challenge. 
The design of high-speed digital circuits – a full adder cell and a flip-flop – that 
can be used in a decimation filter for direct RF digitization analog-digital converter has 
been presented in this report. These are used to construct a low pass filter consisting of a 
CIC filter and an FIR filter. The circuits have been implemented in a 0.18 µm/1.8 V 
1P6M CMOS process. The chip occupies an area of 1 mm² and includes separate test 
structures for the filter and the individual full adder and flip-flop circuits. The test plan 
and the measurement results for the above have been detailed. The test results have been 
analysed and suggestions for future improvements are presented. 
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Analog to Digital (A/D) Converters are needed wherever an analog signal has to 
be processed, stored, or transported in digital form. This includes applications like 
microcontrollers that require A/D converters of moderate to high-speed and digital 
oscilloscopes requiring very fast converters. One field where the requirement for the A/D 
converter is fast growing is software defined radio. This makes use of the software on a 
general purpose computer or reconfigurable digital components to receive and process 
the radio signals. 
The conversion to a digital signal of the received radio signal can be done using 
A/D converters available in several configurations. Most of them require high precision 
analog components, consume lot of power and are generally unsuitable for high 
frequency operation. This shifts the digitization of the received signal to a lower 
intermediate frequency or to the baseband frequency. A solution to this problem is to shift 
the functioning of the A/D converter as close to the RF domain as possible.  
 
1.1. Radio Receivers – Transition towards Digital  
The role of the decimation filter in the scheme can be brought out clearly with a 
simple overview of the radio receiver architectures and the constant push to reduce the 
number of analog components in them. 
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1.1.1 Superheterodyne Receiver with ADC at baseband 
The superheterodyne receiver is illustrated in Fig 1.1(a). The received signal is 
mixed down to an intermediate frequency (IF). The signal is then filtered and separated 
into in-phase and quadrature components at the baseband frequency before being 
digitized. 
 
Fig 1. 1 Receiver Architectures 
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The processing of the signal is almost entirely done in the analog domain and the 
A/D converter operates only at the baseband frequency. The Digital Signal Processing 
(DSP) that includes the decimation filter is done at the lower frequency and the 
requirements on the performance are relaxed. The power consumed also comes down 
because of the low frequency operation. The use of more analog components makes the 
entire receiver less robust and more sensitive to noise. 
 
1.1.2 Heterodyne Receiver with ADC at IF 
This is a slightly improved version of the previous receiver architecture where the 
analog to digital conversion occurs at the baseband frequency. The conversion is this case 
occurs at the intermediate frequency as illustrated in Fig 1.1(b). The channel filtering and 
separation into in-phase and quadrature components is now done by the DSP block. The 
sampling rate is now higher and requires faster digital circuits. The additional hardware 
required for the filtering now places a constraint on the power consumption of the circuits. 
On the other hand, the receiver now has fewer analog components and is less sensitive to 
noise and DC offsets. The converter is also more robust owing to the use of more digital 
components.  
 
1.1.3 Direct RF digitization 
The conversion of the received signal at the RF frequency requires the least 
analog components as illustrated in Fig 1.1(c). The only analog components required are 
a filter and an LNA. The rest of the processing is done by the DSP block. This requires 
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very high speed circuits to operate at a sampling rate that is several times the carrier 
frequency. This places a constraint on the power consumption as the realization of signal 
processing algorithms for filtering and demodulation requires a numerous digital 
components.  The current research trend is toward reducing the number of analog 
components and implementation of the converter mostly using digital components. 
 
1.1.4 Delta-sigma modulation and Decimation filtering 
The A/D conversion can be achieved efficiently with the least analog components 
using a delta-sigma converter that uses oversampling and filtering to achieve accurate 
conversion. A delta-sigma converter samples the input analog signal at a higher rate than 
the Nyquist rate taking advantage of the availability of high-speed digital circuits. The 
modulators trade-off the resolution in magnitude for the resolution in time, so that instead 
of having a highly accurate multi-bit output stream at Nyquist rate, they can have the 
same accuracy with a single bit output stream at several times Nyquist rate. This ability 
reduces the requirement for high precision analog circuits and shifts most of the functions 
to the digital domain.  
The digital part has to process the signal to produce an output signal at the 
Nyquist rate. The reduction in sampling rate is achieved using decimation filters. The 
decimation filter is normally implemented in three stages [13]. The first stage is a 
Cascaded Integrator Comb (CIC) filter that operates at the highest sampling frequency. 
This requires simple hardware and used for high decimation factors. The following stages 
are Finite Impulse Response (FIR) filters used to compensate for the pass band losses 
caused by the CIC filter and to avoid high frequency components aliasing into the desired 
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frequency band. 
For A/D Converters that convert on the RF signal directly to a digital signal, this 
filter requires components that can operate at the sampling frequency which is usually a 
multiple of the RF carrier frequency. 
 
1.2. Motivation and problem definition 
The state-of-art, as seen from the above, is to move towards a receiver with more 
digital components. Pushing more functions of the receiver into the DSP will lead to a 
system which is more robust to temperature and process variation with reduced cost, size, 
and power dissipation. This will lead to a receiver that can be used across different 
standards by changing only the digital part of it. The main challenge so far in 
implementing such an integrated radio is the need for high speed digital filters.  
The filter to be used to decimate the output of a delta-sigma modulator that 
directly digitizes an RF signal has to be synthesized using components that can operate at 
RF frequencies. The architecture of the filter can be the same as that used for the lower 
frequency counterparts.  
 
1.3. Literature survey 
So far, decimation filters operating up to 1.5 GHz have been reported in the 
literature [1, 2]. These filters are useful when the A/D conversion occurs at IF, but not for 
direct RF digitization. For higher speed superconducting technologies are used [3]. Most 
Decimation filters are used at IF frequencies or lower. Hence, the development of a 
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decimation filter for a delta-sigma converter used for direct RF digitization poses a 
challenge. This calls for the filter’s circuit blocks, the full adder and the flip-flop that can 
operate at radio frequency. Current full adder circuits in CMOS operate at a lower 
frequency than required for the application. Flip-flop circuits that operate at many times 
the required sampling frequency have been reported but they use small voltage swing 
circuits requiring converters to make the output levels compatible with standard CMOS 
rail to rail voltage swings. This additional overhead reduces the usefulness of those 
circuits. 
 
1.4. Objective and scope of the research 
The aim of this research is to implement a decimation filter that can operate at a 
frequency of several times the carrier frequency of the RF signal. This corresponds to the 
sampling frequency of the delta-sigma modulator that receives the RF signal. This 
requires building blocks that can operate at this speed and also consume low power and 
occupy a small area.  
 
Technology 0.18 µm CMOS
Input Clock frequency 4 GHz 
Output Clock Frequency 62.5 MHz 
Bandwidth 20 MHz 
Power supply 1.8 V 




The main building blocks for the filter are the full adder cell and the D flip-flop. 
For the filter to operate at the required speed, these blocks should work with minimal 
delay. The targeted performance is shown in Table 1.1. 
The scope of the research will be, 
1. To study and identify a suitable filter architecture for very high frequencies. 
2. The design issues involved when employing CMOS at very high frequencies. 
3. Design and simulation of the building block elements, namely the full adder cell and 
the flip-flop. 
4. To simulate the non-idealities that may affect the above system when implemented 
practically for operating at high frequencies. 
5. To investigate design solution for very high frequency CMOS applications. 
6. To design the system in 0.18µm CMOS technology, taking into account the practical 
non-idealities and simulation using HSPICE. 
7. Layout, fabrication and testing of the design. 
 
1.5. Organization of the thesis 
 The following chapters present the details of the research work and the challenges 
faced. Chapter 2 introduces the basics of decimation and the application of decimation 
filters in delta-sigma converters. Various architectures are discussed and the dependency 
of the filter speed on high speed building blocks is presented.  
 Chapter 3 continues with the description of the design and simulation of the major 
element in the decimation filter, the full adder. This discusses the issues involved when 
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designing a circuit to operate at such a high speed. A discussion on the design of the D 
flip-flop and the realization of the filter follows in Chapter 4. 
 The physical implementation - layout design of the individual circuit elements 
and the filter is explained in Chapter 5. The set up used for testing the filter and its 
constituent elements are discussed in Chapter 6. Subsequently, the results of testing are 
presented and an analysis of the same is done. Finally, Chapter 7 summarizes the work 
done and suggests future work on the topic.  
 
1.6. Contributions 
• An application for a patent on the novel configuration of the Full Adder Cell has 
been filed. 
• A paper titled “A High-Speed  Low-Power D Flip-Flop” was selected for 





Decimation for Delta Sigma Modulation – An Overview 
 
Sampling rate conversion involves the conversion of a digital signal from a 
sequence with a period T to another sequence with period T’. This conversion can be 
done in a straightforward way by converting the digital signal to its analog equivalent and 
re-sampling the signal at the new sampling rate. Sampling rate conversion achieved in 
this way is cumbersome and involves the use of excessive hardware. The accuracy of the 
re-sampling is entirely dependent on the D/A and the A/D Converters used for the 
purpose. Conversion entirely done in the digital domain is a better way of achieving the 
goal. This change in the sampling rate requires filtering to avoid aliasing problems when 
the rate is changed. In the case of the delta-sigma modulator, the oversampled output 
needs to be downsampled to the Nyquist rate. This process of reducing the sampling rate 
is called decimation. 
 
2.1. Low pass decimation 
A signal with sampling rate sf  can be downsampled by an integer factor M  by 
retaining every thM  sample of the original signal [4-6]. The resulting signal has a 
sampling rate M/1  of the input.  
This can be represented as, 
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mMn
nxmy == )()(      (2.1) 
where )(nx  is the signal at the higher sampling rate and )(my  is the signal after it is 
downsampled. 
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The frequency spectrum of a digital signal with a sampling frequency of 
sf ( sfπ2=ω ), and limited by a frequency of cf , is shown in the Fig 2.1(a). 
 
Fig 2. 1 Spectrum of a signal and repetitions due to downsampling 
 
From the figure, we can see that the spectrum repeats at harmonics of the 
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sampling frequency. When the sampling rate is reduced by a factor of M , the spectrum 
now repeats at harmonics of Msf /  as illustrated in Fig 2.1(b). This spectrum is limited 
between πωπ <<− '  corresponding to the lower sampling rate Msf /  , i.e., 
Msf /π2'=ω . This is illustrated through an extra axis 'ω  corresponding to the lower 
sampling rate in Fig 2.1(b).  
If the signal frequency cf  is greater than Msf / , then the higher order spectral 
components alias into the baseband since there will be an overlap of the individual 
frequency spectra. This requires that the signal be limited to Msfcf 2/≤  to prevent the 
aliasing. To ensure this, the frequency components in the input signal greater than Msf 2/  
are to be removed using a filter known as the decimation filter and the process 
comprising the filtering and downsampling operations is known as decimation. The 
process is illustrated below for a decimator that uses a filter with impulse response 
)(nh and a downsampling factor M . An input signal )(nu is converted to the decimated 
signal )(my . 
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The frequency band requirements for the decimation filter, like the transition band 
width, pass band ripple and stop band attenuation, will be very close to ideal if the 
decimation is to be done in a single stage, especially for high decimation factors. These 
stringent requirements force the FIR filter to have a very high order. The hardware 
implementation for the filter becomes extremely difficult. Hence, the decimation is 
usually carried over several stages. This eases the requirements on the filter as it now can 
have a wider transition from the pass band to the stop band. The filtering can now be 
done using a series of lower order filters. The hardware burden is also lessened by this 
approach.  
 
2.2. Band pass decimation 
A band-pass signal can be expressed in terms of the modulation components of an 
appropriate base-band signal [5, 8]. The band-pass signal 
)()( /π2 Mljl zeXzX
−=     (2.11) 
is obtained from the baseband signal )(zX  by a frequency shift of Ml /π2 . The simplest 
way to decimate this band-pass signal is to make use of the frequency translating 
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properties of decimation. As seen earlier, the process of decimation causes periodic 
repetitions of the baseband signal at harmonics of the sampling frequency. By associating 
the band-pass signal with one of the images, the decimation of the band-pass signal gives 
the same result as that of the baseband signal. Substituting the band-pass signal 











zY    (2.12) 
As in baseband signals, an anti-aliasing filter can be used to band-limit the signals 
before downsampling. The difference in this case is that the filter will be a band-pass 
filter instead of a low-pass filter. This form of filtering is limited to specific choice of 
bands that are at integer multiples of the sampling frequency. 
To avoid these restrictions, quadrature modulation is used [4, 5, 7]. Consider a 
band-pass signal with center frequency 0ω  and bandwidth Bω . The spectrum of the signal 
is as shown in Fig 2.3. Modulating this signal by 






njnjj eenxeX ωωωω 0)0( )()(    (2.13) 
This modulation moves the center of the right band to 0=ω . The modulated 
signal can be low-pass filtered to the band 2/2/ BB ωωω <<− . The real and the 
imaginary components of this complex low-pass signal are referred to as the quadrature 
components of the band-pass signal )(nx . Decimation in this case is achieved using a 









Fig 2. 4 Complex low pass decimation filter 
 
The filtering process can be simplified by the choice of the sampling frequency 
relative to the center frequency of the band-pass signal. Choosing the sampling frequency 
to be eight times the center frequency, the output sequence after modulation consists only 
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of 0, ±1 or ±1/√2. On the other hand, if the sampling frequency is four times the center 
frequency, the output sequence consists only of 0 and ±1. This makes the implementation 
of the filter extremely simple as the multiplication operations can be done using simple 
Boolean operations. 
 
2.3. Decimation filter – Design and MATLAB simulation 
The decimation filter for the delta-sigma modulator is usually implemented in 
multiple stages as shown below.  
 
 
Fig 2. 5 Decimation in stages 
 
This reduces the frequency band constraint on the filters used resulting in much 
lower order filters. The first stage consists of a Cascaded Integrator Comb (CIC) filter 





















1)(     (2.14) 
where M  is the decimation factor and N  is the order of the filter. The ( )Mz −−1  
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term represents the comb section of the filter and the ( )11/1 −− z  term is the integrator. 
The comb section usually operates at the reduced sample rate in which case the 
Mz − delay term becomes replaced by 1−z  [9]. The same can be implemented as a FIR 
section as shown by the summation term in the Eqn. (2.14) [15] 
The above function represents a frequency response corresponding to the sinc 
function. The frequency response of the filter has nulls at multiples of Mf s / where 
sf is the input sampling frequency. These are the centers of the frequency bands that 
alias into the pass-band as a result of downsampling. The use of a CIC filter thus provides 
a natural aliasing rejection [12]. In addition, there is no need for multipliers and storage 
for coefficients. The structure of the CIC filter is very regular [9] consisting only of two 
basic building blocks.  
The order of the CIC filter that is used to filter the output of a delta-sigma 
modulator is determined by the order of the modulator. The noise spectral density of an lth 
order delta-sigma modulator is given by [6], 
( )( )lffN ττσ πsin2
6
)( =     (2.15) 
where σ  is the spacing quantization levels and τ  is the sampling period. For a 









 − −  where )( NzE represents the original noise sampled at the reduced rate. 
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)sinc( , the effective 
noise in the baseband is given by, 
( )( )lfNfN ττσ πsin2
6
)('0 =     (2.17) 
Comparing with Eqn. (2.15), we see that there is an increase of N . For the case 




















 and the spectral density of the decimated 
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When this noise is equalized to compensate for the filtering, the effective noise in 
the baseband is given by, 









τττσ    (2.19) 
Comparing this with the noise before decimation we see that the effect is a 









τ . Hence in order to filter out the high frequency noise, 
the order of the CIC filter has to be greater than that of the modulator by at least one.  
The CIC filter is followed by an FIR filter that is mainly used to compensate the 
pass band droop caused by the CIC filter. This filter is usually kept of a lower order with 
few coefficients as this filter also has to operate at a significantly high sample rate. An 
equiripple filter is normally used in this stage. The design of the filter is done employing 
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the Parks-McClellan method using the Remez exchange algorithm [4] to calculate the 
coefficients of the linear phase FIR filters. 
The final stage of the filtering is done at a low sampling rate and so the filter can 
be a general filter with sharp frequency band transitions and a higher order than possible 
in the previous stage. The design is normally done using Window functions. 
A MATLAB simulation of the decimation filter with the following specifications 
has been done. 
 
Input Sampling rate 4 GHz 
Decimation Ratio 64 
Output rate 62.5 MHz
Signal Bandwidth 20 MHz 
Stop Band Attenuation 55 dB 
Table 2. 1 Decimation filter specifications 
 
The filtering is done using two stages of 5th order CIC filters, each decimating by 
2 in the first step. The output, downsampled by a factor of 4, is then filtered by an 
equiripple filter designed using the Remez algorithm. The final stage of filtering is done 
using a Hamming window. The results of the filtering for an input signal with a center 
frequency of 1 GHz and a band width of 10 MHz are presented in Figures 2.6-2.9. The 
figures show the spectra of the input band pass signal which is modulated by nje 0ω−  
resulting in a complex low pass signal which is then filtered separately as real and 
imaginary (or in-phase and quadrature phase) signals. 
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Fig 2. 6 Input spectrum and the result of complex modulation 
 




Fig 2. 8 Second Stage filtering 
 
Fig 2. 9 Final stage filtering 
 22
 
Fig 2. 10 Frequency response of filters 
 
2.4. Filter implementations 
The frequency response of the filters used in the different stages of decimation.is 
shown in Fig 2.10. The filters for each stage have specific requirements and hence a 
common architecture cannot be used for all the stages. The first stage CIC filter can be 
implemented over the two sampling frequencies with the differentiator operating at the 
lower sampling frequency and the integrator operating at the higher sampling frequency. 
With this implementation, the M  delays of the differentiator at the higher sampling 
frequency reduce to 1 delay at the lower frequency. This leads to a simple structure that 
 23
does not require all its components operate at a high frequency [9, 10]. Another way is to 
implement the CIC filter as an FIR structure operating entirely at the higher sampling rate. 
This is particularly useful when the decimation factor is a multiple of 2 [15]. The other 
filters can be implemented in a direct form realization in which the path from input to 
output is a series of summations of the product of the coefficients and the delayed input. 
An alternative is to use polyphase implementation wherein the filter is implemented as 
M  parallel paths where M  is the decimation factor [4, 5, 18]. This method lets the filters 
operate at the lower sampling rate thus making the filter realizable using hardware that 
can function at a low speed.  
In the above implementations, the basic building blocks consist of a multiplier to 
multiply the coefficients and the input samples, an adder to add the samples forming the 
output sequence and the flip-flop which serves as the delay element. By deconstructing 
the coefficients as powers of 2, the multiplier can be done away with as the multiplication 
now becomes a series of shift and addition operations [15-17]. This makes the adder the 
most important block in the filter as it is used for both the multiplication as well as the 
summation operations. The filters operating at the higher sampling rate require that this 








An overview of the decimation process was presented in this chapter. The 
problems encountered when reducing the sample rate and the methods to overcome the 
same was discussed in the chapter. The need for filtering in decimation and the various 
filter structures used to implement the filter was explained and the dependence of the 
efficient functioning of the filter on the optimal performance of the building blocks, 
namely the adder and the flip-flop was established. The next chapter deals with the design 
of suitable building blocks for the proper operation of the decimation filter  
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Chapter III  
Design of Circuit Elements for the Decimation Filter 
 
As seen from the previous chapter, the efficiency of realization and the 
performance of the decimation filter is limited by the circuits that form the integral part 
of its architecture. These circuits take the form of the full adder cell and the D flip-flop 
for a multiplierless implementation of the filter. In this chapter, the design of a suitable 
full adder cell and D flip-flop is presented. 
 
3.1. Full Adder Cell 
The Full Adder cell forms the most important part of the decimation filter. This 
implements the multiplication operation along with the shifting function, which can be 
hard-wired. Thus, the performance of the individual cells directly influences that of the 
entire system. This requires the full adder to operate at a high-speed, and consume low-
power. 
Many designs for full adder cells have been reported [19-22, 24-26], using various 
techniques to enhance speed and reduce power consumption. The most popular among 
them is the standard CMOS implementation. This requires many transistors and is slow, 
making it unsuitable for very high-speed applications. Other implementations like 
complementary pass-transistor logic and transmission gate logic use fewer transistors, are 
faster, and consume lesser power than static CMOS.  
The following section discusses some implementations of CMOS full adders. This 
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is followed by an explanation of the new full adder circuit that uses a novel logic style. 
Finally, a discussion on the simulation results is presented. 
 
3.1.1. Standard Implementations 







    (3.1) 
These expressions, if implemented as is, require separate circuits to realize the 
sum and carry outputs. This leads to redundancy in logic as well as hardware. 
Optimization at the logic level leads to minimization of transistor count by reducing 
redundancy and increase the number of possible realizations of the circuit. This section 
explores the several different ways of implementing the above equations. 
 
3.1.1.1. CMOS 
CMOS is currently the dominant technique for digital systems owing to its robust 
nature. These circuits also have low power consumption and low noise margins. However, 
static CMOS cannot be used when high speed of operation is required. In addition, it 
occupies large area as the logic is implemented in both the pMOS and nMOS trees. 
Implementation of Eqn (3.1) using static CMOS, as reported in [19, 20, 41] is shown in 
Fig 3.1 (Co is the same as Cout in Eq 3.1). As seen from the Fig 3.1, it requires 28 
transistors to realize both the sum and carry functions. The sum and carry outputs are 
generated in separate circuits causing a difference in the propagation delay of the outputs. 
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The logic is implemented in both the pMOS and nMOS transistor stacks and this 
increases the input capacitance. It requires both true and complement forms of the inputs 
while the outputs generated either are in their true or complement forms. This makes 
cascading the adder cells difficult and requires inverters to generate the complement 
forms, increasing the transistor count and area further.  
 
 
Fig 3. 1 CMOS Full Adder (28-T) 
 
3.1.1.2. Pass transistor Logic Styles 
Pass transistor logic has high logic functionality. Owing to this feature, only few 
transistors are required for the implementation. In addition, the logic functions can be 
implemented entirely using nMOS transistors leading to high speed of operation. The 
inputs are applied to both the gate and drain/source connections and the output is taken 
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from the other side. The inability of nMOS transistors to pass high logic causes 
degradation in the output. This can be overcome to an extent using inverters but still 
causes a problem in cases where the threshold voltage to supply voltage ratio is quite 
high. A 10-transistor full adder cell, using a pass-transistor style implementation, as 
reported in [24, 25] is shown in Fig 3.2.  
Many variants of pass transistor logic have been reported, like using transmission 
gates [20, 21] to overcome the degradation in the output or using both nMOS and pMOS 
logic trees. Transmission gates use pMOS transistors to pass the high logic and nMOS 
transistors for low logic. Hence there is no degradation due to threshold voltage loss. The 
sizing of the transistors has to be done carefully in order to have symmetric rise and fall 
times, since pMOS has a lower mobility than nMOS.  
 
 
Fig 3. 2 Ten Transistor Full Adder Cell 
 
Other implementations like Dual Pass-transistor Logic (DPL) [19-22, 38] and 
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Complementary Pass-transistor Logic (CPL) [23] use redundant logic trees to implement 
the same functionality leading to an increase in the number of transistors. CPL uses 
nMOS multiplexer type circuits to construct the logic functions. It consists of an nMOS 
pass transistor network for logic organization with complementary inputs/outputs. The 
main concept is to eliminate the pMOS latch used for pulling up the outputs. The paths 
for both the high and low logic inputs are constructed entirely using nMOS pass 
transistors. As a result, output inverters are required to restore the logic level and increase 
the drive capacity of the circuit. A CPL Full Adder is shown in Fig 3.3. 
 
 
Fig 3. 3 CPL Full Adder 
 
Double or Dual Pass transistor logic (DPL) is also based on the use of nMOS 
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transistors to implement the logic, but uses additional pMOS transistors to overcome the 
voltage degradation problems associated with CPL. The pMOS transistors are used in 
parallel providing the logic 1 output values, and the nMOS transistors are used for 
providing the logic 0 outputs. The absence of threshold voltage loss in passing logic 1 
makes this suitable for low voltage applications. A Full Adder implemented using DPL is 
shown in Fig 3.4. 
 
 
Fig 3. 4 DPL Full Adder 
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3.1.1.3. Differential Logic Styles 
Several differential logic styles have also been proposed which consume low 
power and offer high speed of operation. One of these, shown in Fig 3.5, Differential 
Cascode Voltage Switch with Pass-Gate (DCVSPG) Logic [27], combines the high-speed 
advantages of differential logic with that of pass transistors. This leads to an 
implementation where the output has full voltage swing and the logic is implemented in a 
compact circuit.  
 
 
Fig 3. 5 DCVSPG implementation of the Sum function 
 
DCVSPG uses cross-coupled pMOS transistors as load. The logic is implemented 
using nMOS transistors. The circuit takes complementary inputs and the logic function 
implemented produces both true and complement outputs. When one output evaluates to 
0, it is pulled down by the corresponding nMOS transistor stack. This in turn causes the 
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pMOS transistor connected to the complementary output to conduct, pulling it up to VDD. 
The use of pass transistors in the logic construction leads to smaller latch transistors 
which can be optimized independent of the nMOS transistor size. 
The major limitation in the speed of operation of this logic style is the depth of the 
nMOS stack. Deeper stacks slow down the pull-down of one output that in turn causes 
the pull-up delay of the other to increase. The other major obstacle in the use of 
differential logic style is the requirement of two signal lines. This complicates the routing 
and the laying out of the circuit. 
A comparison of the various logic styles discussed above is mentioned in the 
following table: 








CMOS [20] 28 0.6 µm /  3.3 V 
32.9 µW @  
20 MHz 1.89 62.181 
CPL [23] 28 0.5 µm /  4 V 
0.86mW @ 
100MHz 0.26 223.6 
PTL [24] 10 0.35 µm / 3.3 V 
49.36 µW @  
100 MHz 0.2417 11.93 
DCVSPG 
[27] 24 
0.5 µm /  
2.5 V 
48 µW @  
100 MHz 0.210 10.08 
Table 3. 1 Comparison of Full Adder Cells 
 
3.1.2. The Novel Full Adder Circuit 
The adder uses a new logic style derived by modifying multi-level pass transistor 
logic [28], and using Differential Cascode Voltage Switch with Pass-Gate Logic [27]. The 
logic is implemented using a multi-level Pass-Transistor Logic (PTL) with both pMOS 
and nMOS transistors. In normal multi-level PTL, only nMOS transistors are used for the 
implementation. The output of a stage drives the gates of the next stage, which again 
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consists of nMOS transistors. The output of an nMOS transistor is degraded by the 
threshold voltage TV , i.e., the output is TGS VV − . When this output is used to drive the 
gate of the next stage, the output is degraded further resulting in an output of TGS VV ⋅− 2 . 
Owing to this, the number of branches has to be limited or inverters have to be used 
between stages to restore the logic level. 
In the proposed logic, the problem of threshold voltage degradation is overcome 
by using pMOS and nMOS transistors in alternate stages. This results in nMOS 
transistors driving pMOS gates and vice-versa. There is no threshold voltage degradation 
as the nMOS transistors pass the low logic level, without degradation, sufficient to switch 
the pMOS transistors fully on. 
To implement a Boolean expression, Binary Decision Diagrams (BDDs) are used. 
These represent the variables as nodes in a tree each having two branches leading to an 
outcome of 0 or 1. Normally a binary decision diagram, after simplification, translates 
directly to a pass transistor stack. The depth of this stack limits the speed of operation. 
The same Boolean expression can be divided into several stages and implemented using 
smaller trees, and transistor stacks. Having a shallow transistor stack reduces the burden 
on the input that drives the source of the pass transistor. Thus by feeding the inputs of the 
nMOS pass-transistors that pass a strong low logic to the gates of the pMOS transistors 
we reduce the load on the inputs. In addition, implementation in multiple stages aids the 
sharing of the intermediate outputs. For instance, in a three input AND gate, the 
intermediate output AB can be used to drive another output as well. To overcome the 
problem of threshold voltage degradation when a high logic through nMOS or a low logic 
through pMOS is passed, the complement output can be implemented in a separate 
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branch. This aid in further sharing of the intermediate outputs, as both the true form and 
the complement can be shared separately giving more freedom for simplification. This 
results in reduction in transistor count, delay and power consumption. 
The proposed circuit for full adder, as shown in Fig 3.7, has been implemented 
using the above described logic style. Optimization of the logic for implementation in 
pass transistor logic was done using Binary Decision Diagrams. Using the binary 









    (3.2) 
The above expressions enable the realization of the full adder in two stages, 
eliminating the need for separate circuits to generate sum and carry. The first stage 
generates the XOR output of the inputs A and B, which serves as input to the second stage 
that generates the sum and carry outputs. The symmetry in the circuit causes the 
propagation delay for the sum and carry outputs to be almost the same.  
The first stage generates the XOR and XNOR functions as shown in Fig 3.6. This 
is done using pass-transistor logic that requires only four transistors. However, this 
requires both the true and complement forms of the inputs. Since nMOS transistors can 
pass only weak logic 1’s, two transistors are used to generate the XOR by passing one 
input, whenever the input controlling the gate is high, i.e. XOR is 0 when both A  and B  
inputs are either low or high. This is realized by controlling the gate with A and 
passing BN , so that when both the inputs are high the output is low. The other output is 
generated by controlling the gate with AN , and passing B . Combining the two inputs 
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gives the XOR function. Similarly, the XNOR function is generated.  
 
 
Fig 3. 6 Pass Transistor implementation of the first stage 
The second stage is implemented in a similar fashion to the first stage. The 
difference is that the second stage uses pMOS transistors. The XOR/XNOR inputs pull 
down one of the gates of the pMOS causing it to conduct. If the input connected to the 
source of the transistor is high, then the corresponding output is pulled high. To ensure 
that the outputs swing rail-to-rail, cross-coupled nMOS transistors are used that pull 
down the output complement to the one that is pulled up by the pMOS pass transistors. 
For instance, if XOR is low and the input C  is high, then the sum output is pulled high 
and its complement is pulled down. The use of nMOS pull down reduces the difference in 
the delay between the rising and falling outputs due to their fast switching. This is 
considerably faster than using pMOS pull-up where this difference is high enough to 
cause glitches when the circuit is cascaded with others. Cross-coupled pMOS load 
transistors as used in DCVSPG are difficult to invert owing to their regenerative property, 
especially when large transistors are used to enhance the pull-up. This disadvantage is 
overcome, as the nMOS transistors are inherently faster than the pMOS transistors and 




Fig 3. 7 Proposed Full Adder Cell 
 
The main components of power consumption in CMOS circuits are switching 
power – consumed by the capacitances during transistor switching, short circuit power – 
consumed by flow of current from power supply to ground, and static power – consumed 
due to leakage and static currents. The proposed design of the full-adder cell does not 
contain a direct path from the power supply to ground. As a result, the short circuit 
component of the power consumption is almost eliminated. This reduces the total power 




The simulations have been done using HSPICE for a Chartered semiconductor 
0.18 µm/1.8 V CMOS technology. The circuit was laid out and the parasitics were 
extracted before the simulation was done. The transistor sizes were optimized to ensure 
that the speed of operation was high. The transistor lengths were kept at a minimum, 
since increasing the length does not provide any speed advantage. The widths of the 
transistors had to be sized taking into consideration the load driven. The full adder cell is 
used along with the flip-flop in the construction of the filter, and the load for the full 
adder is usually the gate of the following circuit.  
The full adder consists of two stages of pass transistors and a pair of cross-
coupled transistors that serve to latch the input. The pass transistors are sized taking into 
account only the capacitive load that the drain of the transistor is connected. The nMOS 
transistor transfers the logic 0 without any degradation, which happens when a voltage 
VDD is applied to the gate and the source is input a voltage of 0 V. In this case, the 
output capacitance can be considered to discharge via the transistor to a low voltage. 
Initially when the output voltage is high, the nMOS transistor conducts in saturation and 
when the output falls to TVVDD −  conducts in non-saturation. The simple second-order 




















   (3.3) 
The current required for the pass transistor to transmit the logic value correctly is 
calculated from an estimated value of the load capacitance and the time within which the 
 38
discharge of this capacitance is to be done. The size of the transistor is then determined 
using the above equations. In the case of this full adder, there are two transistors in 
parallel and hence the total current required is divided between these transistors. The load 
for the first stage nMOS transistors is the gates of the pMOS transistors in the second 
stage. The load is primarily assumed to consist of the gate oxide capacitance and is 
estimated using the size of the pMOS transistors. The second stage of the full adder uses 
pMOS transistors. The sizing of these transistors is done in a similar way using the 
equations for pMOS transistors. The cross-coupled nMOS transistors deserve careful 
sizing. If they are too large they increase the load on the preceding pass transistors which 
adds on to the external load. If they are too small the regenerative time constant becomes 
large. In either case, the speed of operation of the circuit is compromised. The size of this 
cross-coupled pair of transistors hence has to be a trade-off between the two cases. The 
transistor sizes were roughly estimated using the above procedure and finally optimized 
by simulating with HSPICE. 
Since full-adder cells are normally used in cascade with other such cells, their 
inputs may not be ideal. To simulate the actual operating conditions, as closely as 
possible, the setup shown in Fig 3.8 is used. The functionality of the full adder cell is 
tested using input patterns comprising all 64 transitions of the three inputs A, B, C and 
their complements AB, BB and CB. Some of the transitions are given in Table 3.1. The 
outputs for one of the input combinations for operating frequencies of 1 GHz and 4 GHz 
are shown in Fig 3.9 and Fig 3.10 respectively. The waveforms on the left show the true 
inputs and outputs and those on the right are their complements. The delay from the 50% 
level of the input to that of the output is measured to be 89 ps with a 0.05 pF load at both 
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the Sum and Carry outputs for the typical process parameters. The sampling frequency of 
the Decimation filter is 4 GHz. This requires the full adder cell to have a propagation 
delay of less than 125 ps. From the above simulation results we find that the cell meets 
the requirements satisfactorily. The power consumption of the adder cell at 4 GHz is 
observed as 82 µW. This is because the circuit does not require a separate power supply 
for its operation. The outputs are driven by the inputs and hence the power consumption, 
governed mainly by the switching power and dependent on the operating frequency, 
comes down drastically. This is a significant advantage since the full adder cell will be 
used as the core functional element of the filter. 
 
Fig 3. 8 Test Circuit for Simulation 












1 to 0 0 to 1 
1 
(No change) 








0 to 1 1 to 0 
0 to 1 1 to 0 0 to 1 1 to 0 0 to 1 
1 to 0 0 
(No change)
1 to 0 0 
(No change)
1 to 0 








Table 3. 2 Full Adder input transition truth table 
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Fig 3. 9 Simulation results at 1 GHz operating frequency 
 
Fig 3. 10  Simulation results at 4 GHz operating frequency 
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3.2. The D Flip-Flop 
Flip-flops form the core of the timing circuits in a digital filter. The system clock 
controls the rhythm of the chip. The flip-flop acts as the delay element in the filter circuit. 
Since the number of delay elements in the filter is bound to be large, flip-flops with fewer 
transistors are preferred for their low power consumption and small area occupation. The 
requirement of the filter to operate at very high frequencies – multiple of the RF carrier 
frequency – forces the flip-flops to have very small latency as otherwise the flip-flop 
delay occupies a larger part of the clock cycle. 
Many schemes have been proposed in the literature [29-32] for flip-flops with 
very few transistors. Most of them use either transmission gates or multiplexers in order 
to reduce the latency of the flip-flop. The latching of the input is usually done using a 
sense amplifier. Other implementations employ a differential latch type configuration 
either with or without a pre-charge and evaluation cycles. 
Flip-flops are also realized using multiplexers implemented as latches. The flip-
flop is constructed as a cascade of two latches triggered by opposite phases of the clock. 
Their efficiency is dependent on the fast operation of the multiplexers and the ability of 
the multiplexer circuit to function as a latch. A multiplexer based flip-flop is shown in Fig 
3.11. This implementation can employ very few transistors depending on the multiplexer, 
such as one using pass transistors, which makes the number of transistors used in the 
implementation of Fig 3.11 to four. The main drawback is that the latching operation can 
be weak thus reducing the ability of the flip-flop to drive large loads. 
Another implementation uses cross-coupled pMOS transistors or sense-amplifiers 
to perform the latching operation. This requires the input to the flip-flop consists of both 
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the true and complement forms. The sampling operation is done by a stack of transistors 
forming a pull-down and gated by the D input and the clock. 
 
 
Fig 3. 11 Multiplexer Based Flip-Flop 
 
Some variations involve pre-charge and evaluation phases, wherein the outputs 
are pulled usually to the high state during the pre-charge phase and during the evaluation 
phase, the inputs are sampled and the output changed accordingly. One such 
implementation is shown in Fig 3.12. 
 
 
Fig 3. 12 Differential Flip-Flop 
 
The flip-flops discussed above sample the input at either the rising or the falling 
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edge of the clock. This necessitates that the clock be at a higher frequency than the data 
rate. Double edge triggered (DET) flip-flops [33, 34] sample the input at both the edges 
of the clock thereby allowing twice the data rate at the same clock frequency. These 
usually include a multiplexer functionality built into them. When one of the latches is in 
the hold state, the other latch samples the input data. In this way, data is transferred at 
both the edges of a clock cycle. The implementation is shown in Fig 3.13. 
 
 
Fig 3. 13 DET Flip-Flop 
 
In applications where the transistor count is required to be low, due to area or 
power considerations, flip-flops can be implemented using transmission gates and 
inverters as shown in Fig 3.14.  
 
 
Fig 3. 14 Transmission Gate Flip-Flop 
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The transmission gates serve to transmit the input during the sample phase and the 
inverter sense-amplifiers hold the output value in the latch phase. The feedback inverters 
need to be of smaller size than those of the forward path to reduce the power 
consumption and the transfer delay that is dependent on the transmission-gate inverter 
series path. 
A comparison of various flip-flop configurations is presented in the following 
table: 





TG [29]  12 0.6 µm /  3.3 V 
146.9 µW @  
100 MHz 1.6 
DSETL 
[30] 18 
0.18 µm / 
1.6 V 
297 µW @ 
100MHz 2.8 
SAFF [31] 26 0.18 µm / 1.8 V N.A 2.2 
Table 3. 3 Comparison of Flip-Flops 
 
3.2.1. Proposed Flip-Flop circuit  
The flip-flop used in the filter is illustrated in Fig 3.15. This flip-flop employs 
Differential Cascode Voltage Switch with Pass-Gate (DCVSPG) Logic [35], which is 
derived from Differential Cascode Voltage Switch Logic (DCVSL) and Pass transistor 
logic combining the advantages of both. The combination of the two makes the 
implementation of the logic ratio-free. The high logic functionality of Pass gate logic is of 
use in minimizing the transistor count. The feedback connection of the pMOS transistors 
serves to latch the output. The addition of a clock function makes these circuits function 
as a flip-flop with added logic. The flip-flop uses pass transistors (M5, M6) to sample the 
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input to the output. Transistors (M1-M4) act as a sense amplifier to hold the output at the 
sampled value when CLKB  is high and CLK  is low. 
 
 
Fig 3. 15 Proposed D Latch circuit 
 





   (3.4) 
The above expressions express the sample and latching operations. When CLK is 
high, transistors M5 and M6 conduct, transferring the inputs D  and DB  to the outputs Q  
and QB  respectively. The nMOS transistors pass the low logic without any degradation 
causing the corresponding output to be pulled down quickly. Consider an input of 
1&0 == DBD . During the high phase of the clock, the inputs are sampled and the 
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output Q  is pulled down causing the transistor M1 to conduct and pull up the output QB . 
Transistors M1 - M4 provide regenerative feedback and restore the outputs to full logic 
level. The sense amplifier circuit also serves to hold the output value when CLK  signal 
is low, i.e., CLKB  is high. Under this condition, transistors M5 and M6 are turned off 
and M7 is turned on. This prevents the outputs changing when there is a change in the 
input. The control of the regeneration circuit by the clock signal reduces the possibility of 
the latching wrong data due to spurious inputs. 
Using pass transistors for the sample operation requires only one transistor for 
each input. The use of pass transistor helps reduce the delay of passing the data to the 
output. Since only nMOS transistors are used for sampling, they pass the low logic 
without degradation and the pMOS transistors pull-up the complementary output. The use 
of a single pass transistor at the input ensures that the delay is minimal. Another factor 
contributing to the fast transfer of the input to the output is that the pull-up of the output 
need not be done for the whole logic level. The input pass transistor passes a weak high 
logic, which aids the pull-up thereby reducing the transfer delay. 
The transfer delay of the flip-flop is also influenced by the size of the latching 
transistor pair, as the input pass transistor is loaded by the latch. A very small latching 
transistor leads to a fast transfer of the input to the output but the regenerative gain of the 
latch becomes too low to hold the transferred value during the low phase of the clock. A 
large transistor increases the load on the input leading to a reduction in the operating 
speed of the circuit. Hence, the latch sizing is a trade-off between speed and regenerative 
gain. The transistors used in the flip-flop all have minimum length. The widths of the 
transistors have been optimized for high-speed operation by simulation with HSPICE. 
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The flip-flop is formed by cascading two latch circuits in a master-slave 
configuration. Since both the latches are required to work at the same speed, different 
sizing for the slave latch is not necessary. 
3.2.2. Simulation 
The simulations have been done using HSPICE for a Chartered semiconductor 
0.18 µm/1.8 V CMOS technology. The circuit was laid out and the parasitics were 
extracted before the simulation was done. All the transistors have minimum channel 
length. Since flip-flops are normally used in cascade with other such cells, their inputs 
may not be ideal. To simulate the actual operating conditions, as closely as possible, the 
setup shown in Fig. 3.16 is used. The functionality of the flip-flop is tested using input at 
half the rate of the clock signal. The resulting output follows the input and the maximum 
operating frequency can be easily verified. The results of simulation for a clock 
frequency of 5 GHz and input data rate of 2.5 Gbps is shown in Fig. 3.17. The power 
consumed at 5 GHz by the flip-flop was found to be 2 mW.  
 
 





















Having established the need for high speed circuitry in the construction of the 
digital filter, the requirements for the circuits forming the core of the filter were defined. 
The problems faced in designing such circuits and the actual design of the circuits 
followed. The functional verification of their operation by simulating in conditions as 
close to reality was done and the results presented. From this, we find that the circuits are 
able to operate at the desired frequency.  
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Chapter IV 
Implementation and Layout Design 
 
The Decimation filter for the delta-sigma modulator output is implemented as a 
Complex low pass filter (LPF), i.e., the input stream of band pass signal is modulated into 
two low pass streams and filtered separately. This low pass filter has as its first stage a 
CIC filter followed by FIR filters for compensation and band limitation to eliminate 
aliasing caused by downsampling [39, 40]. The realization of the filter using the designed 
full adder and the flip-flop is presented in the following sections.  
 
4.1. Cascaded Integrator Comb Filter 
The CIC filter receives the samples from the modulator and operates at the 
highest sampling frequency of the filter. This filter needs to attenuate the quantization 
noise that aliases into the desired band of the modulator and hence needs to be of a 
greater order than the modulator. The sigma-delta modulator whose output serves as the 
input to the filter is of fourth order and hence the CIC filter needs to be of fifth order. The 























    (4.1) 
where N is the decimation ratio and k is the order of the filter. The CIC filter is 
 51








    (4.2) 
The differentiator stage can be moved to the lower sampling frequency stage to 
minimize the hardware needed for the implementation. Another way is to implement the 
filter as an FIR filter. This implementation causes the filter to operate entirely at the 
higher sampling rate. The transfer function of the CIC filter expressed this way becomes, 
kNzzzzzH )...1()( 1321 −−−−− +++++=    (4.3) 
For a decimation factor of 2, the transfer function is reduced to  
kzzH )1()( 1−+=      (4.4) 
This leads to a very efficient implementation and can be extended for other 
decimation factors that are multiples of 2. The basic computational element in this 
implementation is the )z(1 1−+ term. The flip-flop delays the input sample by one clock 
cycle. The full adder receives this delayed sample and the current sample as two inputs. 
The third input is kept at logic 0. The output formed as the sum of these two samples 
realizes the )z(1 1−+ function. Higher order filters can be constructed by cascading this 
element. To realize the filter of Eqn. (4.4), a cascade of k elements is needed. An 




Fig 4. 1 Basic computational element of CIC filter 
 
The presence of integrators in the filter transfer function leads to the filter output 
word length being greater than that of the input. This bit growth is given as, 
io BNkB += )(log. 2     (4.5) 
where k is the filter order, N is the decimation ratio, iB  is the input word length 
and oB  is the output word length. For a decimation ratio of 2 and with a fifth order filter, 
we have, 
io BB += 5      (4.6) 
The output from the sigma-delta modulator has a 1-bit word length and hence the 
output of the CIC filter has to have a word length of 6-bits. The realization of the fifth 




Fig 4. 2 Fifth Order CIC Filter 
 
The bit growth can be viewed as being due to the gain of the filter. The output of 
a kth order CIC filter that decimates by N normally has a gain of (N)k. This is normalized 
by multiplying the output by (1/N)k. In the case of the fifth order filter with a decimation 
factor of two, this gain becomes 32. The normalization can be done by shifting the output 
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5-bits to the right – truncating the lower bits – which is equivalent to dividing the output 
by 32. The truncation also helps reduce the size of the register which can become too 
large for the subsequent stages. 
In the CIC filter, an output word length of 4-bits is sufficient and hence the LSB 
is neglected from the third stage. This corresponds to dividing the output by 4. In Fig 4.2 
each block corresponds to a computational element realizing )z(1 1−+ . The filter uses 
buffers between the stages to restore the voltage level to full logic levels.  
 
4.1.1. Simulation 
The filter has been simulated using HSPICE to evaluate its performance. The 
input stream is at a frequency much lower than that of the clock frequency to account for 
the propagation delays of the flip-flop and the full adder cells. The outputs are then used 
to verify the proper functioning of the filter. The simulation result for the element that 
computes )z(1 1−+  is shown in Fig 4.3. The input – I in the HSPICE simulation and X in 
the MATLAB simulation – has a frequency one-fourth that of the clock frequency. The 
corresponding MATLAB simulation result is given in Fig 4.4. Comparison of the two 
outputs shows that the both outputs – CO and O in the HSPICE simulation and Y in the 
MATLAB simulation –  have the sequence {1, 2, 1, 0, 1, 2, 1…} thus verifying the 
proper operation of the circuit. The filter was found to work correctly up to a clock 
frequency of 2.5 GHz. This reduction in the operating speed is attributed to the delay in 
the carry propagation among the 1-bit blocks from the lower to the higher bits near the 
output of the filter.  
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Fig 4. 3 Outputs for 1 bit computational element of Comb filter 
 
Fig 4. 4 MATLAB results for basic computational element 
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A disadvantage of using this procedure for evaluating the performance is that the 
frequency response of the filter cannot be found directly. The simulation results for the 
fifth order CIC filter are shown in Fig 4.5. The input has a frequency 1/8 th that of the 
clock frequency. The corresponding results from the MATLAB simulation are shown in 
Fig 4.6. The outputs O3-O0 in the HSPICE simulation correspond to the output Y of the 
MATLAB simulation. To check the functional behavior of the filter using the new adder 
cell, the design was fabricated as discussed in Chapter 5. 
 
Fig 4. 5 HSPICE simulation results for the Comb Filter 
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Fig 4. 6 MATLAB simulation results for the Fifth order Comb Filter 
 
4.2. Finite Impulse response filter 
The FIR filter can be realized directly from its time-domain convolution 









knhkxny      (4.7) 
It is evident from the above expression that each output sample requires 
multiplication of the input sample by the filter coefficient and addition of the products. N 
is the number of filter taps and the longer the filter, the more the number of 
multiplications and subsequent additions involved. This requires the adders and 
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multipliers in the filter to be fast enough to provide the output as quick as possible. This 
form of realization comprises a delay circuit and an arithmetic unit as shown in Fig 4.7. 
The arithmetic unit provides the multiplication and addition for the input sequence.  
 
 
Fig 4. 7 Direct Form I filter realization 
 
Another way of realizing the filter structure utilises the associativity of the 
addition. This structure merges the delay and the arithmetic units as shown in Fig 4.8. 
This is especially useful for multiplierless implementations with fixed coefficients. The 
coefficients are represented as multiples of 2 and the multiplication is done as a series of 
shifting operations. This makes the filter realization efficient since the multiplication 
block is separated from the series of adders in this filter structure. 
 
 
Fig 4. 8 Direct Form II filter realization 
 
The FIR filter following the CIC filter is used to remove the ripples caused by the 
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CIC filter in the frequency response in the desired band. The CIC filter does not have a 
flat pass band response. The magnitude response droops slightly toward the edge of the 
pass band. The transition from the pass band to the stop band for the CIC filter is not 
smooth and sharp. The FIR filter with a linear response is used to compensate for these 
shortcomings of the CIC filter. It is also used to limit the bandwidth so that the high 
frequency components do not alias into the pass band. The frequency response of this 
filter is as shown in Fig 4.9.  
 
 
Fig 4. 9 Frequency response of CIC compensation filter 
 
The slight peak at the edge of the pass band compensates for the droop caused by 
the Comb filter. This filter has to be of sufficiently high order to achieve significant 
attenuation of the stop band frequencies in addition to compensate the CIC filter. Since 
the implementation of such a filter as a full custom design is difficult, and the purpose is 
to test the ability of the full adder and the flip-flop circuits in the filter, a simpler filter is 
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used. This filter uses all unity coefficients and has 5-taps. The transfer function of this 
filter is given as, 
)1()( 4321 −−−− ++++= zzzzzH     (4.8) 
This FIR filter has five taps with all unity coefficients. This filter attenuates up to 
13 dB. The filter was implemented with a word length of 4 bits. The transfer function was 
implemented for each bit separately. The 1-bit FIR implementation is shown in Fig 4.10. 
It uses a Direct Form II realization with the full adder cells acting as 3-2 compressors. 
The flip-flops serve as delay elements as their output appears one clock cycle after the 
input is latched. The delayed outputs are added with the current value of the input and the 
resulting output is fed to the next delay stage. The final output has a two bit output for 
each bit of input. These are added together using a ripple carry adder and the final output 
generated. The output word length is limited to 4 bits and hence the least significant bit of 
the output is neglected. The 4-bit filter is shown in Fig 4.11. 
 
Fig 4. 10 1-bit FIR filter 
 61
 
Fig 4. 11 4-bit FIR filter 
4.2.1. Simulation 
The FIR filter was also simulated in a similar way to the CIC filter by using an 
input stream to verify the performance. The outputs were compared with the 
corresponding MATLAB simulation outputs to estimate the frequency response. The 
HSPICE and MATLAB simulation results for the 1-bit FIR filter are shown in Figs 4.12 
and 4.13 respectively. The input to the 1-bit filter – I in the HSPICE simulation and X in 
the MATLAB simulation – was a sequence with one-fourth the clock frequency. It is 
seen that the output in the HSPICE simulation result – CO and O – is the sequence {1, 2, 
2, 1, 1, 2, 2 …} which is the same as that of the MATLAB result – Y. This verifies the 
proper operation of the filter. The maximum clock frequency for operation was found to 
be 2.5 GHz. The decrease in operating speed is due to the carry propagation delay among 
the bits. The simulation results for the 4-bit FIR filter are shown in Fig 4.14. 
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Fig 4. 12 HSPICE simulation results for the 1-bit FIR Filter 
 
Fig 4. 13 MATLAB simulation results for the 1-bit FIR Filter 
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Fig 4. 14 HSPICE simulation results for the 4-bit FIR Filter 
 
4.3. Layout techniques 
After the realization of the filter is completed, the layout of the filter is to be made 
in order that the design is ready for fabrication. The layout for a high frequency circuit 
needs to take into account the effects of noise and crosstalk on the signal integrity. These 
unwanted cross-talk and capacitances will worsen the performance or even make the 
design unable to work. Thus the performance of the circuit is severely affected even if the 
simulation results are exceptional. Some techniques followed for high speed layout 
design are given below. 
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Fig 4. 15 Layout of Full Adder Cell 
 
4.3.1. Regular layout 
The filter is made of many full adder and flip-flop cells. The layout of those cells 
should be done in such a way that the final layout of the filter has a regular structure. One 
way to ensure this is to make the height – the separation between the power and the 
ground rails – of the cells the same. The full adder has dimensions of 11.81µm x 13.34 
µm as shown in Figure 4.15. The D flip-flop was laid out in such a way that the height of 
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the cell was the same as that of the full adder cell, namely, 13.34 µm as shown in Figure 
4.16. The cells can then be arranged in a regular pattern facilitating easy routing of the 
power and signal lines. Arranging the transistors in a regular layout makes the total 
layout compact, and a smaller area.  
 
Fig 4. 16 Layout of D Flip-Flop 
 
4.3.2. Interconnect and routing 
The transistors have a small length and consequently a small area. The total area 
occupied by the transistors is less compared to that of the interconnect routing. The series 
resistance and the capacitance between adjacent metal layers can affect the circuit 
performance. The optimal routing of the interconnecting metal becomes a major factor in 
determining the performance of the circuit and the layout area. A small interconnect 
length is also less affected by the voltage drop caused by the resistance of the metal. 
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Each metal layer has a different current density and the width of the layer has to 
be chosen not to cause drastic changes in the current carried in the different layers. At 
high current densities, the aluminium atoms in a wire tend to migrate, leaving a void that 
eventually grows to a discontinuity; a phenomenon called electromigration. To minimize 
this effect, wide metal layers are used. The resistance of the metal layers decides the 
width of the high current lines like power supply and ground.  
Routing may require the use of more than one metal type to minimize the length 
of interconnect and the area occupied. The number of metal layers used to carry a signal 
also should be kept to a minimum; ideally a single layer should be used. Routing through 
several layers using vias to switch between the layers increases the resistance of the 
signal path. However, the metal layers cannot be placed too close to each other as they 
can cause substantial coupling due to the parasitic capacitance. This parasitic capacitance 
is mainly due to parallel-plate and fringing field capacitance in the lower metal layers and 
due to overlap and fringing field in the higher metal layers. To avoid this, longer 
interconnects are done in the higher metal layers, that increase the distance between the 
metal and substrate and reduces the parasitic capacitance.  
Lines carrying complementary signals are required to have the same length as any 
difference causes imbalance in the delay and results in spurious components. This 
requires that these lines be placed next to each other. In addition, the fringe capacitance 
can be reduced by using 45° bends instead of right angled-bends.  
4.3.3. Matching transistors 
Another factor to be considered is transistor matching. Since the full adder and the 
flip-flop use differential style realizations, the transistors in both the branches should be 
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matched as closely as possible. This is needed in order that the output has symmetric rise 
and fall times. A significant difference in the rise and fall times can cause glitches leading 
to erroneous date being sampled by the subsequent circuits. There are two common cases 
which generate mismatches in layout. If the two transistors in a differential pair are laid 
out with different orientations, the matching greatly suffers because many steps in 
lithography and wafer processing behave differently along different axes. Second, for two 
transistors with large widths in a differential pair, the gradients along the x-axis give rise 
to appreciable mismatches. Though complete mismatch elimination depends on the 
accuracy of the fabrication process, the relative accuracy can be controlled by proper 
layout techniques. A common centroid approach for the transistor layout cancels long-
range variations and makes a compact layout. Also, the transistors are placed so that they 
have the same orientation and are close to one another to minimise the mismatch effect. 
4.3.4. Multi-fingered transistors 
The use of wide transistors is avoided. Instead, the transistors are laid out as 
several fingers which reduce the series resistance in the gate and the area occupied by the 
transistor terminals. This also allows the sharing of the drain or source terminals. Since 
the circuits almost always have a pair of transistors in parallel this is useful in minimising 
the area further. Multiple contacts are placed on the source/drain terminal area that results 
in reducing the resistance between the terminals and the metal interconnects. The main 
criterion in selecting the number of fingers is the area of the cell and the limitation of the 
height of the cell, which in this case is 13.34 µm. The ease with which the source and 
drain terminals can be shared serves as a second criterion. As illustrated in Figure 4.16, 
the use of multiple fingers leads to a very compact layout.   
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Some other precautions followed to ensure proper layout are listed below: 
o To avoid signal reflection, no 90° bends are used in the interconnect wires. 
o  In placing pads always follow a ground-signal-ground-signal-ground (GSGSG) 
approach for very high frequency complementary signals. 
o Use star connection in connecting VDD to the components. This helps reduce the 
interference noise as each VDD connection is separated from the others. 
o Avoid Placing signal pads close to VDD pad. This prevents noise from VDD 
interfering with the signal 
o Unused areas of the chip are filled with dummy fill connected to ground. 
4.3.5. Layout 
The filter was implemented in a CMOS 0.18 µm/1.8 V 1P6M process. The total 
layout of the chip, shown in Fig 4.15, occupies 1 mm², the space occupied mainly by the 
pads that serve to carry the signals to and from the chip. The power supply, input and 
clock signals are generated off-chip and fed via pads. 
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This chapter dealt with the realization of the filter using the full adder and the 
flip-flop cells. The results of their simulation using MATLAB and HSPICE were 
compared to verify their correct performance and establish their maximum frequency of 
operation. Finally, the issues involved in the layout of the circuit and the techniques 
followed to ensure proper functioning was discussed. The next chapter deals with the 




Testing and Results 
 
After the design has been fabricated, the next step is to test the chip and evaluate 
its performance. The chip is set on a printed circuit board (PCB) designed for the purpose. 
Since the operating frequency of the chip is several Gigahertz, care should be taken in 
designing the test board.  
In this chapter, the design of the PCB is discussed in the next section. This is 
followed by the test set-ups used for measurement. Finally the results of measurement are 
presented. 
 
5.1   PCB Design 
The printed circuit board used for testing is made of Roger’s material (RO4350B) 
with a dielectric thickness of 0.5 mm since the chip is expected to operate at frequencies 
up to 4 GHz. The signals to and from the ship are transmitted using microstrip lines that 
have a characteristic impedance of 50 Ω. This is to ensure that they match the test 
equipment and to minimize signal reflection. The lengths of these microstrips are kept as 
small as possible to reduce signal losses. 
The signal paths have to be isolated from the power supply to avoid interference 
and high frequency noise. This is ensured by the use of three capacitors of values 33µF, 
1nF and 100pF, placed between the power supply and the ground lines. The outputs are 
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complementary and hence the lengths of both the signal lines are to be kept the same to 
avoid differences in resistance, inductance and capacitance of these paths. 
The chip has individual elements of the full adder and the flip-flop for test 
purposes. The outputs of these should be separated from those of the filter. The power 
supplies for these circuits should be separated as well. The output lines from these 
circuits are complementary and both the signals need not be taken out for all the outputs. 
Hence, the complementary pair of signals was taken out only for the flip-flop in order to 
observe the symmetry of the signal. The number of outputs taken out also limits the 
number of SMA connectors used on the PCB. A large number of connectors requires a 
larger PCB and longer signal lines in which the losses are higher. By reducing the number 
of connectors the PCB is smaller and the routing of the signal lines on the PCB becomes 
less complex. 
  
5.2  Measurement Set up and Results – Full Adder Cell 
The full adder cell was implemented in the test chip with the inputs driven by 
buffers. The input buffers are required due to the non-availability of pulse generator that 
can generate pulses up to 4 GHz. The complementary inputs required by the full adder 
were generated using inverters inside the chip. The use of inverters introduces a delay 
between the true and complementary inputs. This delay limits the maximum frequency of 
input, since the propagation delay of the inverter can become a sizable portion of the time 
period of the input at frequencies beyond 5 GHz. At lower frequencies, this delay is small 




Fig 5. 1 Test Set up for Full Adder for the input combination (A=1, B=0, Cin=1) 
 
The performance was tested by applying high amplitude sinusoidal signals to the 
three inputs in such a way to form the various input combinations. The test set up used 
for one of many input combinations is shown in Fig 5.1. The functionality of the full 
adder cell is tested using input patterns comprising all 64 transitions of the three inputs 
(Table 3.1). For instance, to generate an input pattern of A=1, B=0, C=1; the B and C 
inputs were connected via a 180° power splitter with added DC bias to ensure voltage 
swing from 0 to 1.8 V. The input A was fed from another signal source with a DC bias. 
The DC bias was set midway between 0 and 1.8 V and the voltage swing of the sinusoid 
was kept at 1.8 V. This ensures that the input to the buffer was a sinusoid with peak-to-
peak swing of 1.8 V. The input buffer is sized to produce a square wave output with a sine 
wave input whose rise time is very high compared to a pulse of the same frequency. In 
the case of square wave generators being used instead of sine wave generators, the 
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buffers can be sized to compensate only the losses caused by the PCB microstrip lines.  
The test inputs and the corresponding outputs at 1 GHz are shown in Fig 5.2 and 
Fig 5.3 respectively. The frequency of the inputs was increased until the function of the 
full adder cell failed, indicative of the maximum operating frequency. The failure was 
taken as the condition when the outputs failed to correspond to change in inputs. This 
frequency was found to be 3 GHz for the chip under test. The corresponding inputs and 
outputs at 3 GHz are shown in Fig 5.4 and Fig 5.5 respectively. The full adder cell was 
tested for all combinations of the three inputs. The results of testing over the frequency 
range from 1 GHz to 3 GHz are tabulated below. The power consumption includes that of 
the buffers at the input and the output of the cell. The corresponding power consumption 
when simulated was 7.4 mW at 3 GHz with a 1.8 V power supply. 













1 1.8 1 426.4 1.8 7.4 
1.5 1.8 1.5 396.7 1.9 7.9 
2 1.8 2 273.6 1.9 8.3 
2.5 1.8 2.5 137.5 2.0 9.1 
3 1.8 3 112.2 2.0 9.8 
Table 5. 1 Full Adder Cell Test results 
 
The propagation delay was measured from input to the output and compared with 
the simulation results of the test set up including the buffers. By comparing the ratio of 
buffer delay to adder delay in the simulation to that in the test results the full adder delay 






Fig 5. 2 Full Adder Test inputs at 1 GHz 
 
 
Fig 5. 3 Full Adder outputs at 1 GHz 
 76
 
Fig 5. 4 Full Adder test inputs at 3 GHz 
 
 
Fig 5. 5 Full Adder outputs at 3 GHz 
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5.3  Simulation, Measurement and Results – Flip-Flop 
The flip-flop was implemented in a test chip with the inputs driven by buffers. 
The complementary D inputs required by the full adder were generated using inverters 
inside the chip. Again, as in the case of the full adder, the performance of the circuit is not 
seriously affected for input frequencies less than 5 GHz. The performance was tested by 
applying sinusoidal signals to the inputs in a similar manner to that of the full adder. The 
buffers at the input to the flip-flop generate pulses from the sinusoidal inputs that are 
used as the data and clock inputs for the flip-flop. These buffers can also be sized to 
compensate only for the PCB losses if square wave generators are used. For the clock 
inputs, the same procedure cannot be followed since the inverter delay will cause the 
clock to be skewed. This may lead to unsatisfactory operation of the circuit. 
 
 
Fig 5. 6 Test Set up for D flip-flop 
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The complementary clock inputs required by the flip-flop are fed from outside the 
chip. To generate the complementary inputs with minimal skew, the CLK  and CLKN  
inputs were connected via a 180° power splitter to generate the complementary signals. A 
DC bias of 900 mV was added to the ensure voltage swing from 0 – 1.8 V. The set up 
used for testing the flip-flop is shown in Fig 5.6. The input D was fed from another signal 
source with added DC bias and high amplitude. The test inputs and results for an input of 
1 GHz and a 2 GHz clock are shown in Fig 5.7 and Fig 5.8 respectively. 
The input frequency is chosen as half that of the clock frequency. This makes the 
output the same as the input thus making the verification of operation easy. Any 
difference between the input and the output frequencies indicates failure of operation. 
The input and the clock were increased in frequency till the output failed to correspond to 
the input. The maximum frequency of operation was established as 1.92 GHz for the D 
input and clock of 3.84 GHz for the chip under test. The test inputs and results at this 
frequency are shown in Fig 5.9 and Fig 5.10 respectively. The total power consumption at 
the maximum frequency of operation, including the buffers was measured to be 20 mW 
as compared to 12 mW when the test set-up was simulated using HSPICE. The test 
results are tabulated in Table 5.2.  
 


















2 1.8 1 1.8 1 394.4 1.8 
3 1.8 1.5 1.8 1.5 429.8 1.9 
3.84 1.8 1.92 1.8 1.92 453 2.0 
Table 5. 2 D Flip-Flop Test results 
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Fig 5. 7 Test Inputs for Flip-Flop at 1 GHz 
 
 
Fig 5. 8 Flip-Flop outputs at 1 GHz 
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Fig 5. 9 Test Inputs for Flip-Flop with 3.82 GHz Clock 
 
 
Fig 5. 10 Flip-Flop outputs at 3.82 GHz Clock 
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5.4  Simulation, Measurement and Results – Low pass filter 
The low pass filter comprising the Comb filter and FIR filter was tested using a 
procedure similar to the one used to test the full adder and the flip-flop. The Comb filter 
has a 1-bit input and 4-bit output. Since the input to the Comb filter is 1 bit the input set 
up is similar to that of the D flip-flop. The clock and its complement are generated from a 
single sine wave generator using a 180° power-splitter and then a DC bias is added to 
make the signal swing 0 – 1.8 V. The input signal is generated from a separate signal 
generator and DC bias is added to ensure a full voltage swing. The test set up used is 
shown in Fig 5.11. 
 
 




The input frequency is chosen to be one-eighth that of the clock frequency. An 
increase in the input frequency results in the output bits overflowing and making the 
comparison with simulation results (Figs 4.5 and 4.6) difficult. The input is equivalent to 
that of a square wave input to the filter. This is done to facilitate comparison between the 
simulation and the test results and consequently verify the proper operation of the filter. 
The number of outputs that could be viewed at a time was limited by the number of 
oscilloscope inputs. The output sequence was verified two outputs a time and compared 
with the simulation results. The input and clock frequencies were increased gradually till 
the circuit failed to operate. The maximum frequency of operation for the chip under test 
was established to be 1.5 GHz for the clock input. The power consumption at this 
frequency was measured to be 250 mW including the buffers. 
 
















0.8 1.8 100 1.8 298 1.8 
1 1.8 125 1.8 329.8 1.9 
1.5 1.8 187.5 1.8 351.2 2.0 
Table 5. 3 Test results for CIC filter 
 
The FIR filter has 4-bit inputs and outputs. The input to the FIR was generated in 
a similar fashion. The input frequency was chosen to be one-fourth the clock frequency, 
corresponding to that of a square wave input. The input was so chosen to facilitate easy 
comparison with the simulation results (Figs 4.12 – 4.14). This was generated from the 




Fig 5. 12 Test Set up for FIR Filter 
 
The outputs were viewed two a time and the output sequence was compared with 
the simulated results. The maximum frequency of operation was established by gradually 
increasing the input and clock frequencies, keeping their ratio constant, until circuit 
failure occurred. The maximum frequency of operation for the FIR filter was observed as 
1.5 GHz for the chip under test. The power consumption was measured to be 220 mW 
including the buffers. 
 
















0.8 1.8 200 1.8 281 1.8 
1 1.8 250 1.8 312.3 1.9 
1.5 1.8 375 1.8 349.8 2.0 




5.5  Analysis of Results 
The design and the testing of a low pass filter and the constituent building blocks, 
the full adder and the D flip-flop have been discussed. A novel circuit for the full adder 
for high-speed performance with low power consumption has been presented. In all cases, 
the results of testing do not match that of the simulated performance. This could be 
attributed to the following reasons: 
 
• The presence of buffers delays the arrival of signals at the input of the circuits. 
The use of inverters inside the chip to generate the complement inputs may lower 
the operating speed of the circuit. At a higher operating speed, the propagation 
delay of the inverter is comparable to the time period of the input signal causing 
the inputs not to be complementary. This leads to glitches at the output that 
manifests as an error in the functionality of the circuit.  
• The load with which the circuits were tested was 50 Ω resistive load. The small 
voltage swing of the outputs could be because of this load. 
• The total delay from the input to the output includes that of the buffers as well. As 
a result the time taken for the outputs to swing to their full range increases. 
Consequently, the maximum frequency of operation for the circuits goes down. 
The buffers are indispensable, as they are required to drive the output pads. 
• The transistor models used for simulation did not include RF parameters, resulting 
in overestimation of performance. 
• With increase in frequency, the power supply has to be increased to 2 V so that the 
output can be identified as a digital signal. As the input frequency is increased, the 
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propagation delay of the buffers becomes almost equal to the time period of the 
signal. An increase in the VDD decreases the propagation delay, as the buffers can 
now drive the output with a larger current.  
• The resistive voltage drop effects over the supply lines on the PCB may also 
affect the VDD input to the chip, requiring a higher voltage than normal to be 
used. 
• The power consumption of the cells (full adder and d flip-flop) measured differs 
from that of the simulated results. The discrepancy could be attributed to the use 
of different power supply voltages in simulation and testing. The circuits were 
simulated using 1.8 V and for testing at their maximum operating speed, a power 
supply of 2 V was used. This led to an increase in the current drawn from the 
supply and hence causing an increased power consumption. 
• The maximum speed of operation of the filter circuits differs from the targeted 
specification. This is due to the presence of a carry propagation delay in the filter 
circuits (both CIC and FIR). 
• The performance of the filter circuits was verified by comparing the digital 
outputs of the filter with the corresponding outputs simulated using MATLAB and 
HSPICE for a known input pattern.  
• The test equipment available was not able to provide suitable digital inputs at the 
high frequencies required. The digital inputs required were generated from sine 




Suggestions for improved performance: 
• To improve the performance of the filter, the building block cells have to be made 
faster. Since one of the reasons for speed limitation is the output swing from rail 
to rail, low swing CMOS circuits that operate at higher frequencies can be used 
• The transistor models used for simulation could include RF parameters to obtain 
results closer to actual circuit operation. 
• To improve the filter performance, an additional FIR filter with a better pass band 
response and attenuation can be used. 
 
5.6  Summary 
The issues involved in the design of the PCB for testing and the methods followed 
to avoid possible failure conditions were explained. The set up used and the procedures 
followed to test the various circuits of the chip was discussed in the following sections. 
Finally, the measurement results and the possible reasons for their discrepancies from the 
simulated values and suggestions for improved performance were presented. 
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Chapter VI 
Conclusion and Future Work 
 
6.1. Conclusion 
The design of high-speed circuits for use in a decimation filter and their 
implementation in 0.18-µm CMOS technology was presented in this thesis. The 
dependence of the speed of operation of the filter on its circuit components was 
established. A novel configuration of the full adder cell that is suitable for high-speed 
operation with low power consumption was proposed. The design of the D flip-flop that 
is used as the delay element in the filter followed. Simulation results of the circuits 
suggested their operation up to a maximum frequency of 4 GHz. 
A CIC filter and an FIR filter were realized using the designed full adder cell and 
flip-flop. The filter circuit was implemented as a test chip and tested to verify the 
suitability for high speed operation. The results of the measurement were discussed and 








6.2.                          Future Work 
The FIR filter used in the circuit is of lower order with all-unity coefficients. For 
improved performance of the filter a higher order filter need to be used to compensate for 
the pass-band droop of the CIC filter. As a final stage, a half-band filter with sharp 
transition can be used for optimal performance of the decimation filter.  
The full adder cell uses a combination of logic styles to form the novel 
configuration. This can be extended to form a new logic style and used to implement 
other digital circuits as well.  
Currently there is a difference in the maximum frequency of operation between 
the simulation and the test results. The cause of this difference and the requirement of 
higher power supply voltage with increasing speed of operation need further investigation. 
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Appendix A: MATLAB Program 
 
 












% Sample Input 
 
x = 0.5*sin(2*pi*((fc+bw)/fs)*n); 
[Hx,wx]=freqz(x,1,N); 
 
% Modulation by complex exponential 
 
mod_real = cos(2*pi*(fc/fs)*n); 
mod_imag = -sin(2*pi*(fc/fs)*n); 
x_real = diag(x' * mod_real); 




% First stage filtering using CIC filter and subsequent downsampling by 4 
 
x_real_filt = downsample(filter([1 5 10 10 5 1]/32,1,x_real),2); 
x_imag_filt = downsample(filter([1 5 10 10 5 1]/32,1,x_imag),2); 
[Hf1,wf1]=freqz([1 5 10 10 5 1]/32,1,N,fs/2); 
x_real_down = downsample(filter([1 5 10 10 5 1]/32,1,x_real_filt),2); 
x_imag_down = downsample(filter([1 5 10 10 5 1]/32,1,x_imag_filt),2); 
[Hf2,wf2]=freqz([1 5 10 10 5 1]/32,1,N,fs/4); 
 
% Generation of frequency spectrum of filtered and downsampled signals 
 
[Hxrf,wxrf] = freqz(x_real_filt,1,N); 
[Hxif,wxif] = freqz(x_imag_filt,1,N); 
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[Hxrd,wxrd] = freqz(x_real_down,1,N); 
[Hxid,wxid] = freqz(x_imag_down,1,N); 
 
% Design of second stage equiripple filter using Remez exchange algorithm 
 
[N0,F0,M0,W0]=remezord([200e6 250e6],[1 0],[0.001 0.01],1e9); 
fil2 = remez(N0,F0,M0,W0); 
[Hf3,wf3]=freqz(fil2,1,N,fs/16); 
 
% Second stage filtering and subsequent downsampling by 4 
 
x_real_fil2 = filter(fil2,1,x_real_down); 
x_imag_fil2 = filter(fil2,1,x_imag_down); 
x_real_dow2 = downsample(x_real_fil2,4); 
x_imag_dow2 = downsample(x_imag_fil2,4); 
 
% Generation of frequency spectrum of filtered and downsampled signals 
 
[Hxrf2,wxrf2] = freqz(x_real_fil2,1,N); 
[Hxif2,wxif2] = freqz(x_imag_fil2,1,N); 
[Hxrd2,wxrd2] = freqz(x_real_dow2,1,N); 
[Hxid2,wxid2] = freqz(x_imag_dow2,1,N); 
 
% Design of final stage filter using Hamming window 
 
[N1,F1,M1,W1]=remezord([60e6 62.5e6],[1 0],[0.02 0.001],250e6); 
fil3 = fir1(N1,F1(2)); 
[Hf4,wf4]=freqz(fil3,1,N,fs/64); 
 
% Final filtering and subsequent downsampling by 4 
 
x_real_fil3 = filter(fil3,1,x_real_dow2); 
x_imag_fil3 = filter(fil3,1,x_imag_dow2); 
x_real_dow3 = downsample(x_real_fil3,4); 
x_imag_dow3 = downsample(x_imag_fil3,4); 
 
% Generation of frequency spectrum of filtered and downsampled signals 
 
[Hxrf3,wxrf3] = freqz(x_real_fil3,1,N); 
[Hxif3,wxif3] = freqz(x_imag_fil3,1,N); 
[Hxrd3,wxrd3] = freqz(x_real_dow3,1,N); 
[Hxid3,wxid3] = freqz(x_imag_dow3,1,N); 
 





p2=subplot(312),plot(wxr/pi,20*log10(abs(Hxr))),title('Real part of Modulated Input'); 
p3=subplot(313),plot(wxi/pi,20*log10(abs(Hxi))),title('Imaginary part of Modulated 
Input'); 
axis(p1,[0 1 -20 60]); 
axis([p2 p3],[0 1 -20 50]); 
 
figure(2) 
p1=subplot(221),plot(wxrf/pi,20*log10(abs(Hxrf))),title('Filtered output - Real Part'); 
p2=subplot(222),plot(wxif/pi,20*log10(abs(Hxif))),title('Filtered output - Imaginary 
Part'); 
p3=subplot(223),plot(wxrd/pi,20*log10(abs(Hxrd))),title('Downsampled output (M=4) - 
Real Part'); 
p4=subplot(224),plot(wxid/pi,20*log10(abs(Hxid))),title('Downsampled output (M=4) - 
Imaginary Part'); 
axis([p1 p2],[0 1 -20 50]); 
axis([p3 p4],[0 1 -20 45]); 
 
figure(3) 
p1=subplot(2,2,1),plot(wxrf2/pi,20*log10(abs(Hxrf2))),title('Filtered output - Real Part'); 
p2=subplot(2,2,2),plot(wxif2/pi,20*log10(abs(Hxif2))),title('Filtered output - Imaginary 
Part'); 
p3=subplot(2,2,3),plot(wxrd2/pi,20*log10(abs(Hxrd2))),title('Downsampled output 
(M=16) - Real Part'); 
p4=subplot(2,2,4),plot(wxid2/pi,20*log10(abs(Hxid2))),title('Downsampled output 
(M=16) - Imaginary Part'); 
axis([p1 p2],[0 1 -20 45]); 
axis([p3 p4],[0 1 -20 30]); 
 
figure(4) 
p1=subplot(2,2,1),plot(wxrf3/pi,20*log10(abs(Hxrf3))),title('Filtered output - Real Part'); 
p2=subplot(2,2,2),plot(wxif3/pi,20*log10(abs(Hxif3))),title('Filtered output - Imaginary 
Part'); 
p3=subplot(2,2,3),plot(wxrd3/pi,20*log10(abs(Hxrd3))),title('Downsampled output 
(M=64) - Real Part'); 
p4=subplot(2,2,4),plot(wxid3/pi,20*log10(abs(Hxid3))),title('Downsampled output 
(M=64) - Imaginary Part'); 
axis([p1 p2],[0 1 -20 25]); 





axis([0 max(wf1) -80 10]); 
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Appendix D: Test Board Photograph 
 
 
 
 
